

37. An integrated electronic system comprising:
a plurality of transistors connected in series between a first voltage source terminal and a second voltage terminal;

a first transistor of the plurality of transistors being a first current carrying transistor having a control gate and a back-gate, with means for adjusting the threshold voltage of the first current carrying transistor by connecting the back-gate to a selected one of a first plurality of voltage terminals; and

a second transistor of the plurality of transistors being a source resistance transistor having a control gate, with means for connecting the control gate of the source resistance transistor to a selected one of a second plurality of voltage terminals.

38. The system of Claim 37, wherein the back-gate connection comprises a connection to the substrate associated with the first current carrying transistor.

39. The system of Claim 37, wherein a third transistor of the plurality of transistors is a second current carrying transistor having a control gate and a back-gate, with means for adjusting the threshold voltage of the second current carrying transistor by connecting the back-gate of the second current carrying transistor to a selected one of a third plurality of voltage terminals.

40. The integrated system of claim 39 wherein the first current carrying transistor is an n-channel transistor and the second current carrying transistor is a p-channel transistor.--

REMARKS

Prior to examination of this application, please amend the claims as indicated above. Claims 19-40 are pending in this application.

The application has been further amended at page 4 to provide a brief description of FIGURE 8. This brief description corresponds to the original application at page 16, lines 9 to 10.

Applicant believes this application and the claims herein to be in a condition for allowance and respectfully requests that the Examiner allow this application to pass to the issue branch.

Should the Examiner have further inquiry concerning these matters, please contact the below named attorney for Applicant.

Respectfully submitted,



Gerald E. Laws
Attorney for Applicant
Reg. No. 39,268

Texas Instruments Incorporated
P.O. Box 655474, MS 3999
Dallas, TX 75265
(972) 917-5287

092415-0000